JPH085558Y2 - 半導体チップにおける入出力インタフェース領域の平面レイアウト構造 - Google Patents
半導体チップにおける入出力インタフェース領域の平面レイアウト構造Info
- Publication number
- JPH085558Y2 JPH085558Y2 JP1988076546U JP7654688U JPH085558Y2 JP H085558 Y2 JPH085558 Y2 JP H085558Y2 JP 1988076546 U JP1988076546 U JP 1988076546U JP 7654688 U JP7654688 U JP 7654688U JP H085558 Y2 JPH085558 Y2 JP H085558Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- pair
- semiconductor chip
- drivers
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims description 12
- 238000005530 etching Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1988076546U JPH085558Y2 (ja) | 1988-06-09 | 1988-06-09 | 半導体チップにおける入出力インタフェース領域の平面レイアウト構造 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1988076546U JPH085558Y2 (ja) | 1988-06-09 | 1988-06-09 | 半導体チップにおける入出力インタフェース領域の平面レイアウト構造 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01179444U JPH01179444U (en]) | 1989-12-22 |
JPH085558Y2 true JPH085558Y2 (ja) | 1996-02-14 |
Family
ID=31301567
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1988076546U Expired - Lifetime JPH085558Y2 (ja) | 1988-06-09 | 1988-06-09 | 半導体チップにおける入出力インタフェース領域の平面レイアウト構造 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH085558Y2 (en]) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57114246A (en) * | 1981-01-07 | 1982-07-16 | Toshiba Corp | Master-slice type semiconductor device |
JPS62154640A (ja) * | 1985-12-26 | 1987-07-09 | Nec Corp | 半導体装置 |
JPH01109746A (ja) * | 1987-10-22 | 1989-04-26 | Mitsubishi Electric Corp | Cmosゲートアレイ |
-
1988
- 1988-06-09 JP JP1988076546U patent/JPH085558Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH01179444U (en]) | 1989-12-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3968478A (en) | Chip topography for MOS interface circuit | |
US4947233A (en) | Semi-custom LSI having input/output cells | |
JPH0636578Y2 (ja) | 半導体集積回路 | |
JPH085558Y2 (ja) | 半導体チップにおける入出力インタフェース領域の平面レイアウト構造 | |
KR950010046B1 (ko) | 경사 주변 회로를 가진 집적회로 장치 | |
JPH0758301A (ja) | 半導体集積回路装置 | |
JP2000022079A (ja) | 半導体集積回路 | |
JPS623584B2 (en]) | ||
JP2839722B2 (ja) | 集積回路装置 | |
JP2520225B2 (ja) | 半導体集積回路装置 | |
JP2555774B2 (ja) | 半導体集積回路 | |
JPS6348132Y2 (en]) | ||
JPH065782A (ja) | 半導体チップコーナー部のレイアウト方法、及び半導体集積回路装置 | |
JPS61240652A (ja) | 半導体集積回路装置 | |
KR100249717B1 (ko) | 고정 배선에 의해 기능 블록을 접속하는 게이트 어레이 시스템 및 그 래이아웃 방법 | |
JPS62224043A (ja) | 半導体集積回路装置 | |
JPH01114049A (ja) | サイズ可変の集積回路チップ | |
JP2702155B2 (ja) | 半導体集積回路 | |
JP2508206B2 (ja) | 集積回路装置 | |
JPS59167036A (ja) | 半導体集積回路 | |
JP2842592B2 (ja) | 半導体集積回路装置 | |
JPH06204395A (ja) | 半導体装置 | |
JPH079977B2 (ja) | 半導体集積回路装置 | |
JPH0513582A (ja) | 半導体装置の電源配線 | |
JPH0547995A (ja) | マルチチツプモジユール |